px-fwlib
0.10.0
Cross-platform embedded library and documentation for 8/16/32-bit microcontrollers
generated with
Doxygen
1.9.2
px_uart_cfg_template.h
1
#ifndef __PX_UART_CFG_H__
2
#define __PX_UART_CFG_H__
3
/* =============================================================================
4
____ ___ ____ ___ _ _ ___ __ __ ___ __ __ TM
5
| _ \ |_ _| / ___| / _ \ | \ | | / _ \ | \/ | |_ _| \ \/ /
6
| |_) | | | | | | | | | | \| | | | | | | |\/| | | | \ /
7
| __/ | | | |___ | |_| | | |\ | | |_| | | | | | | | / \
8
|_| |___| \____| \___/ |_| \_| \___/ |_| |_| |___| /_/\_\
9
10
Copyright (c) 2018 Pieter Conradie <https://piconomix.com>
11
12
License: MIT
13
https://github.com/piconomix/px-fwlib/blob/master/LICENSE.md
14
15
Title: px_uart_cfg.h : UART Peripheral Driver configuration
16
Author(s): Pieter Conradie
17
Creation Date: 2018-02-26
18
19
============================================================================= */
20
21
/**
22
* @addtogroup STM32_UART
23
*
24
* @{
25
*/
26
27
/* _____STANDARD INCLUDES____________________________________________________ */
28
29
/* _____PROJECT INCLUDES_____________________________________________________ */
30
#include "px_defs.h"
31
#include "px_board.h"
32
33
/* _____DEFINITIONS__________________________________________________________ */
34
/// Enable/disable support for UART1 peripheral
35
#define PX_UART_CFG_UART1_EN 1
36
37
/// Enable/disable support for UART2 peripheral
38
#define PX_UART_CFG_UART2_EN 1
39
40
/// Enable/disable support for UART4 peripheral
41
#define PX_UART_CFG_UART4_EN 1
42
43
/// Enable/disable support for UART5 peripheral
44
#define PX_UART_CFG_UART5_EN 0
45
46
/// Default BAUD rate
47
#define PX_UART_CFG_DEFAULT_BAUD 115200ul
48
49
/// General size of UART transmit buffer
50
#define PX_UART_CFG_UART_TX_BUF_SIZE 64
51
/// General size of UART receive buffer
52
#define PX_UART_CFG_UART_RX_BUF_SIZE 64
53
54
/// Size of UART1 transmit buffer
55
#define PX_UART_CFG_UART1_TX_BUF_SIZE PX_UART_CFG_UART_TX_BUF_SIZE
56
/// Size of UART1 receive buffer
57
#define PX_UART_CFG_UART1_RX_BUF_SIZE PX_UART_CFG_UART_RX_BUF_SIZE
58
59
/// Size of UART2 transmit buffer
60
#define PX_UART_CFG_UART2_TX_BUF_SIZE PX_UART_CFG_UART_TX_BUF_SIZE
61
/// Size of UART2 receive buffer
62
#define PX_UART_CFG_UART2_RX_BUF_SIZE PX_UART_CFG_UART_RX_BUF_SIZE
63
64
/// Size of UART4 transmit buffer
65
#define PX_UART_CFG_UART4_TX_BUF_SIZE PX_UART_CFG_UART_TX_BUF_SIZE
66
/// Size of UART4 receive buffer
67
#define PX_UART_CFG_UART4_RX_BUF_SIZE PX_UART_CFG_UART_RX_BUF_SIZE
68
69
/// Size of UART5 transmit buffer
70
#define PX_UART_CFG_UART5_TX_BUF_SIZE PX_UART_CFG_UART_TX_BUF_SIZE
71
/// Size of UART5 receive buffer
72
#define PX_UART_CFG_UART5_RX_BUF_SIZE PX_UART_CFG_UART_RX_BUF_SIZE
73
74
/// UART1 peripheral clock in Hz
75
#define PX_UART_CFG_UART1_CLK_HZ PX_BOARD_PER_CLK_HZ
76
/// UART2 peripheral clock in Hz
77
#define PX_UART_CFG_UART2_CLK_HZ PX_BOARD_PER_CLK_HZ
78
/// UART3 peripheral clock in Hz
79
#define PX_UART_CFG_UART3_CLK_HZ PX_BOARD_PER_CLK_HZ
80
/// UART4 peripheral clock in Hz
81
#define PX_UART_CFG_UART4_CLK_HZ PX_BOARD_PER_CLK_HZ
82
/// UART5 peripheral clock in Hz
83
#define PX_UART_CFG_UART5_CLK_HZ PX_BOARD_PER_CLK_HZ
84
85
/// @}
86
#endif